A custom 16-bit RISC processor implemented in Verilog, featuring a pipelined architecture, ALU, register file, control unit, instruction memory, and data memory. Supports a minimal but efficient instruction set for educational CPU design and FPGA deployment.
spandanfoldt/16-bit-RISC-processor
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|